I. INTRODUCTION
T HE JUNCTION temperature measurement of a power semiconductor device can be used to characterize the thermal performances of its package and as a damage indicator of the power module principally for the detection of a delaminating process in the assembly [1] . Three main methods are used today to evaluate the junction temperature of power semiconductor devices [2] : optical methods, physically contacting methods, and electrical methods. The main optical methods are local infrared (IR) sensors [3] , [4] , optical fibers [5] , IR microscope [6] , [7] , and IR camera [8] - [10] . The main advantage of the IR camera is the possibility to directly obtain a temperature map of the power device. The junction temperature measurement can also be done by directly contacting the chip with a thermosensitive material. The main solution is the use of thermal probes (thermistors or thermocouples) [11] , [12] . Although optical and physically contacting methods can be really accurate, the measurement time can hardly be lower than 1 ms due to the electronic treatment or to the thermal capacitance of thermosensible materials. This is the reason why the common way to measure a junction temperature is the use of a thermosensitive electrical parameter (TSEP): The chip is itself the temperature sensor. However, the accuracy obtained by this technique can be discussed because the chip temperature is very inhomogeneous. Therefore, large junction temperature differences can be obtained using different techniques. As an example, Jakopovic et al. [13] show that the measured thermal resistance of power MOSFETs in TO220 packages can vary from 0.9 K/W using the channel resistance as a TSEP to 1.25 K/W using the threshold voltage, i.e., a 25% difference between each measurement. The main problem of these results is that we do not know the real temperature of the semiconductor devices. A referential measurement using an optic or a physically contacting method could be interesting to explain this difference. In the case of insulated gate bipolar transistor (IGBT) chips, Schmidt and Scheuermann [8] and Perpiña et al. [9] propose a comparison between a TSEP and an optical measurement. These authors use the saturation voltage V ce,sat under a low current as TSEP [14] , [15] and compare it with the temperature obtained with an IR camera. Furthermore, Schmidt and Scheuermann [8] show that the temperature difference on the chip surface can reach 40
• C. The use of the IR camera is therefore very useful because it provides a temperature map of the semiconductor surface. It makes it possible to determine if the temperature given by the TSEP is close to the mean, the maximum, or the minimum temperature. In [8] and [9] , the authors show that the chip temperature obtained using V ce,sat is really close to the mean surface temperature measured with the IR camera.
V ce,sat is today generally used for the thermal characterization of commercial IGBT power modules. However, it would be interesting to determine if other TSEPs could be used with better temperature measurement accuracy. Therefore, this paper proposes to compare V ce,sat with two other TSEPs for the temperature measurement of IGBT chips: the gate-emitter voltage V ge,I [16] and the saturation current I css [17] , [18] . Contrarily to previous studies presented in the scientific literature, the comparison of these TSEPs will be carried out in the same experimental conditions and using one single or two paralleled IGBT chips. In fact, in multichip modules, the switches can be realized using one or several paralleled chips. This electrical configuration can have a nonnegligible impact on the choice of the TSEP. Furthermore, a referential temperature measurement with an IR camera will be proposed to strengthen the results.
In the first part of this paper, the studied power module and the experimental setup are described. Then, the principle of the IR temperature estimation, including a calibration of the emissivity of the black paint, is outlined. The goal of this section is to provide an accurate referential measurement method in order to compare the different TSEPs. Finally, calibration curves of these TSEPs and temperature measurements are presented and discussed.
II. EXPERIMENTAL SETUP

A. Presentation of the Device Under Test
A dedicated unencapsulated power module free of gel has been developed particularly for this study in order to carry out IR surface temperature measurements of the power components. The transistors are 600-V 200-A INFINEON IGBTs (SIGC100T60R3) with an aluminum metallization on the top surface. The power module and the electrical topology with two IGBTs are presented in Fig. 1 . This topology is used to perform tests with one single chip or with two IGBTs associated in parallel. Each transistor chip is soldered on a separate copper substrate. As shown in Fig. 1 , there are four holes in the corners of the power module. With these holes, it is possible to fix the module with screws on a cooling system. By torque adjustment, screws make it possible to modify the thermal resistance of the interface between the power module and the cooling system. Therefore, the thermal behavior of each silicon die can easily be modified separately as it will be presented in Section V.
The schematic cross section of the power module fixed on the water cooling system is presented in Fig. 2 . The IGBT power electrical connections are made with aluminum ribbons. They have been chosen because the area viewed by the IR camera is larger than that obtained with wire bonding [8] . Fig. 3 presents the surface temperature distribution on a 100-W dissipating IGBT chip.
B. Presentation of the Test Bench
The test bench is developed around an IR camera mounted on a manual positioning solution (see Fig. 4 ). The IR camera is a TITANIUM 550M CEDIP system (SC7500 FLIR). The measurements are done in the middle wavelength range (3.7-4.8 μm) with InSb matrix sensors of 320 × 256 active cells. All IR measurements were performed in thermal steadystate conditions during 1 s with a 100-Hz frequency rate. The spatial resolution of the IR image is defined with an adapted lens which permits a pixel size smaller than 100 μm per 100 μm.
The temperature of the black painted power module is controlled from 40
• C to 180
• C by the cold plate connected to a temperature control instrument (JULABO Presto). All electrical measurements are made with a DEWETRON data acquisition system (DEWE5000) associated with a dynamic differential isolation amplifier (bandwidth of up to 300 kHz). The voltage accuracy of this system is 0.04%. All TSEPs are 
III. IR MEASUREMENTS
A. Control and Calibration of the Surface Emissivity
Large temperature measurement errors may be done using IR measurements due to the surface degradation of materials and the intrinsic low emissivity of aluminum (< 0.1) with a complex geometry of the active parts [2] . Thus, the IR temperature measurements of power components were conducted by controlling the surface emissivity with a paint solution. Experimental campaigns are conducted in order to evaluate the emissivity of two selected paints adapted for operating temperatures from 40
• C (MOTIP and ACRYL RAL). The paint coats are deposited on a copper base plate (5 mm thick) which is thermally controlled with a water cold plate. These elements are thermally isolated with polytetrafluoroethylene (PTFE) material which limits the convective and radiative heat transfers and, thus, the temperature gradients in the base plate. Windows are realized in the PTFE part in order to make temperature IR measurements of the painted surface. Fig. 5 presents the test bench used to qualify the emissivity of different paint solutions versus the temperature.
The referential temperature (T ref ) is evaluated with an RTD temperature sensor (PT100 class 1/10 ± 0.06 K) connected to a FLUKE 8846A 6.5 digit precision multimeter. The propagated error of the measurement chain is calculated close to ±0.12 K. This temperature measurement is located in the center of the copper base plate close to the surface measurement areas. Table I presents the synthesis of the paints and the conditions of use. The IR temperature measurements are performed with the FLIR software emissivity parameter set to one (T IR@ε=1 ). First, an evaluation of the coat number impact is conducted for a referential temperature close to 100
• C. This temperature is arbitrarily chosen. In fact, it is representative of temperature conditions that are required to have a good accuracy of the IR measurements, and it is also in the temperature range of the experimental campaign presented in Sections IV and V. A mean value is calculated from 100 IR measurement images in order to limit the mechanical vibration impact. As we can see in Fig. 6 , the number of paint coats impacts on the standard deviation of the temperature measurements (Std MOTIP and Std ACRYL RAL) and on the difference between T ref and T IR@ε=1 which is representative of the paint emissivity value (DT MOTIP and DT ACRIL RAL). The ACRYL RAL solution presents a higher dispersion due to difficult conditions to adjust the paint coat deposition.
The emissivity evaluation versus temperature has been conducted for both paints from 40
• C. The emissivity evaluation is realized with the same test bench. The IR temperature measurements are made in steady-state conditions. The emissivity parameter is set to one in the FLIR software. These measurements are realized on an area (10 mm × 10 mm) of each painting zone in the center of the measurement windows presented in Fig. 5 . The size of each area is defined to be close to the size of the IGBT chips which are tested in Sections IV and V. The mean temperature of each area (1368 pixels) is compared with the referential temperature measured with the PT100 sensor located in the copper base plate just under the location of the measurement areas. A first Matlab program is developed with dedicated FLIR functions. The corrected emissivity of the paint is estimated using the program in order to obtain a mean temperature as close as possible to the referential temperature (provided by the PT100 sensor). Fig. 7 presents the results of the corrected emissivity evaluation as a function of the temperature for both the MOTIP and ACRYL RAL paints with 24 coats.
An extrapolation of the corrected emissivity variation versus the temperature is calculated. A quadratic interpolation is used to fit the experimental results. Equation (1) presents the expression of the corrected emissivity interpolation for the MOTIP paint where ε corrMOTIP is the corrected emissivity and T IR@ε=1 is the IR temperature measurement with a fixed emissivity equal to one. In this paper, all IR temperature measurements of IGBT dies are made with the MOTIP black paint. On the one hand, the coat number is fixed to 24 in order to guarantee the good temperature measurement in steady-state conditions. On the other hand, the IR temperature measurements are calculated from the averaging of 100 IR acquisition frames in steadystate conditions. The paint layer thickness has been measured to be lower than 100 μm ± 3 μm. It seems to be acceptable for the presented comparison approach. Indeed, we have estimated that the temperature difference between the chip metallization surface and the measurement paint surface is lower than 1 K. Furthermore, this temperature difference is taken into account in the calculation of ε corrMOTIP which is carried out under the same experimental conditions.
B. Postprocessing of IR Images for the Evaluation of the Chip Temperature
A second Matlab program has been developed in order to extract the useful chip temperature. As presented in Fig. 8(a) , the IR image is analyzed in order to perform an orthogonal adjustment with the edge detection of the IGBT chip under test. Fig. 8(b) shows the IGBT view after automated cropping. As shown in Fig. 8(b) , the image of the chip temperature from the IR acquisition is not directly usable. Fig. 9 shows a schematic presentation of the top view of the IGBT chip with the active parts specified in black color.
The chip temperature which is measured by TSEPs is the temperature of the active parts. Therefore, the IR measurements have to be carried out only on these parts. Furthermore, some areas of the active parts are hidden by other elements like ribbon or wire connections. It is therefore necessary to create a numerical tool in order to evaluate the temperature of the active parts only. The elements which have to be excluded from the chip temperature calculation are the following: 1) the gate connection which crosses the chip image from the right top corner to the center of the chip; 2) the power ribbon loops used to connect each active area of the IGBT chip; 3) the inactive areas of the chip which are presented in Fig. 9 (gate pad, passivation, etc.); 4) the temperature measurement artifacts due to geometric specifications of ribbons and disturbances due to the paint deposition. This last point is demonstrated in Fig. 10 with the temperature extraction along the line presented in Fig. 8(b) . For this measurement, the IGBT chip is not crossed by any current, and the heat dissipation is therefore equal to zero. The temperature of the chip is regulated by the cold plate. Its temperature is 
60
• C. Therefore, the surface temperature should be quasihomogeneous on the whole surface of the IGBT chip. Fig. 10 shows that the temperature of the ribbon stitch areas is close to that of the active parts of the chip, but there are thermal artifacts between stitches and chip areas which are due to optical effects. These artifacts therefore have to be excluded from the surface temperature calculation.
As presented in Fig. 11(a) , numerical masks are used to exclude the unusable areas of the IR temperature measurement of the IGBT chip. These black areas define the temperature zones which are excluded for the raw temperature calculation. The temperature initially measured with an emissivity equal to 1 is corrected during the posttreatment with the corrected emissivity expression presented in (1). Finally, a temperature extrapolation is made with the help of local bilinear fitting adjustments in order to estimate the temperature distribution in the active areas of the IGBT chip [see Fig. 11(b) ].
IV. CHARACTERIZATION OF THE TSEPS
In this section, the calibration procedure and the measurement conditions are presented for each TSEP. For the TSEP calibration campaign, the power module is fixed on the cold plate. As it will be presented later in this section, the test procedure is defined in order to have a very low self-heating of the devices. The chip temperature is therefore modified by a thermoregulator (JULABO Presto instrument) which permits to control the temperature of the power chips through the power module assembly. Due to convection and radiation heat transfers between the power module under test and its environment and because the room temperature (about 25
• C) is lower than the cold plate temperature (between 40
• C and 180
• C), the chip temperature is lower than the cold plate temperature. Thus, the chip temperature has to be measured using the IR camera. The procedure presented in the previous section is used to evaluate the average temperature of the IGBT active part. This average temperature is considered as the chip temperature in the calibration curves.
In this section, for each TSEP, we will outline the dedicated electrical test circuit and the dependence of the TSEP with temperature. In order to study the variation of each parameter in the case of a single chip or two paralleled chips, three characterizations are made, one for IGBT T 1 , one for IGBT T 2 , and another for T 1 //T 2 . 
A. Measurement of the Saturation Voltage V ce,sat
This measurement is carried out by feeding the IGBT chip with a low current supply I m (see Fig. 12 ). In the tests, I m equals 50 mA if only one IGBT is tested and equals 100 mA in the case of two paralleled IGBTs. These values are chosen in order to have a linear characterization curve in all the temperature range. The gate-emitter voltage is 15 V. Because the dissipated power is very low in the chip, the current injection can be continuous without any self-heating of the power device. Fig. 13 shows the variation of V ce,sat as a function of the temperature for T 1 , T 2 , and T 1 //T 2 . The characterization curves are linear with a slope of −2.3 mV/
• C. The measurements using T 1 and T 2 give very close results, with the difference between each curve being about 1 mV. The temperature error is thus lower than 0.5
• C. Linearity and low variation from one chip to another with the same reference make this TSEP very interesting for junction temperature measurements.
B. Measurement of the Gate-Emitter Voltage V ge,I
For this measurement, a voltage source E = 10 V feeds the IGBT chip. The collector current I c = 5 A is regulated by acting on the gate voltage. When T 1 and T 2 are paralleled, the current I c equals 10 A. In order to limit the self-heating due to the power dissipation during this TSEP evaluation, the calibration procedure is made using a pulsed current. As shown in Fig. 14, I c is measured by a 10-mΩ shunt resistor R shunt and regulated by a proportional integral controller.
Despite the use of a pulsed current, a measurement error can be made due to the self-heating of the device during the characterization. Fig. 15 shows the evolution of the gate-emitter voltage V ge as a function of the time. Therefore, an extrapolation method has to be used to decrease this measurement error. Because of the low temperature variation during the measurement time, a linear interpolation as a function of the square root of time can be used [2] , [19] . V ge,I is then estimated by calculating the value of the interpolation curve when t = t 1 . Fig. 16 presents V ge,I as a function of the chip temperature for T 1 , T 2 , and T 1 //T 2 . The sensitivity is about −6.5 mV/
• C for lower temperatures and −8 mV/
• C for higher temperatures. We can see that a voltage difference of about 100 mV is obtained using T 1 instead of T 2 . The measurement error is thus largely higher than 10
• C. As a conclusion, this TSEP varies from one chip to another under the same power module. An accurate temperature measurement needs therefore a calibration of each die. 
C. Measurement of the Saturation Current I css
The measurement of the saturation current I css as a TSEP is made by feeding the IGBT by a voltage supply E = 10 V. During this measurement, the gate-emitter voltage is constant and equals 6.4 V. In order to reduce the self-heating of the device, the IGBT is driven by a pulsed gate-emitter voltage. V ge oscillations during the measurements are avoided by the use of a regulation loop (see Fig. 17) .
As for the measurement of V ge,I , an interpolation process is needed in order to limit the temperature error due to the selfheating of the device. Fig. 18 gives the variation of I css as a function of the temperature for T 1 , T 2 , and T 1 //T 2 .
This TSEP was not measured in the whole temperature range because the accuracy was poor for low temperatures. As for V ge,I , this TSEP is different using T 1 or T 2 . Logically, the value given in the case of T 1 //T 2 is the sum of both values given using T 1 and T 2 .
In the next section, the characterization results of the TSEPs will be used to achieve temperature measurements in the "working" power module. In this case, the chips are crossed by a high direct current inducing a nonnegligible self-heating. The measured temperatures will be compared with referential temperatures provided by IR camera measurements. Then, the relevance of each TSEP will be discussed.
V. TEMPERATURE MEASUREMENTS USING EACH TSEP
A. Principle of the Temperature Measurements
The chip temperature measurements are made in two steps. During the first step, called "dissipation step," the IGBT is fed by a high current source I c inducing a self-heating of the device. The gate-emitter voltage equals 15 V (the IGBT is in saturation conditions). The dissipated power P is calculated by multiplying the collector current value I c and the collector-emitter voltage value V ce . The second step, called measurement step, begins when the steady state is reached. During this step, the device temperature is measured using one of the three presented TSEPs. For this measurement, the electrical circuits depicted in the previous section are used. The temperature of the cooling fluid is 30
• C. This temperature is chosen in order to work with a temperature higher than the room temperature and, thus, to prevent any condensation process in the tested power module. It is also chosen in order to work with a relatively low cooling temperature allowing for a high dissipation level in the IGBT chips (maximum junction temperature of 150
• C). Fig. 19 summarizes the measurement process. As shown in this figure, a short dead time is introduced between the two steps. However, the junction temperature decreases during this dead time and during the measurement step. An interpolation procedure is thus needed in order to obtain the temperature value at the end of the dissipation step.
During the dissipation step, the temperature of the IGBT chip is not homogeneous. For example, Fig. 20 shows in the left an IR image of a dissipating IGBT (in saturation conditions). In the right is traced the temperature along the measure line which shows the large variation of the chip temperature (> 30
• C). We can see that, in the case of dissipation in the saturation region, the ribbons are hotter than the IGBT chip due to the high current density value over 100 A/mm 2 . With the TSEP giving a global temperature value, a comparison with the actual temperature is thus difficult. In the following paragraphs, we have chosen to compare the temperature given by each TSEP with the mean chip surface temperature measured with the technique presented in Section III.
B. Temperature Measurements Using IGBT T 1
Table II presents a comparison between the temperatures obtained with each TSEP (T TSEP ) and the mean temperature obtained by IR measurements (T meanIR ). The studied chip is T 1 . Three different power levels are used: one close to 45 W, a second close to 70 W, and another close to 95 W. The last column represents the difference between T TSEP and T meanIR . The T TSEP value obtained with I css and P close to 45 W has not been taken into account because the measured temperature is not in the range of the calibration curve (see Fig. 18 ).
All TSEPs give temperature values in good agreement with the mean temperature obtained with IR measurements. Surprisingly, V ce,sat , which is the most used TSEP, gives the results that have the largest differences. On the other hand, V ge,I and I css are very representative of the mean chip temperature with errors lower than 1
• C and 0.5
• C, respectively. Table III shows the results using T 2 instead of T 1 . The results are very close to those presented with T 1 . In fact, V ge,I and I css give results very close to the mean IR temperature. The use of V ce,sat seems to be better than for T 1 , but we can see that the measurement error can reach values higher than 1
• C.
D. Temperature Measurements Using IGBT T1//T2
As said earlier (see Section II), a torque adjustment of the power module mounting conditions permits to modify the thermal resistance between each IGBT chip and the cooling system. Therefore, each IGBT chip temperature can be adjusted in order to perform a TSEP evaluation in different thermal conditions. For example, if this torque is lower in the left-hand side of the module, the temperature of IGBT T 1 is higher than that of IGBT T 2 . In a commercial power module, these conditions can be representative of a temperature difference between paralleled chips due to packaging defaults (solder voids for example) or to an unequal current repartition. Table IV proposes a comparison between results obtained with IR temperature measurements and with TSEPs in the case of two parallel-connected IGBT chips controlled with the same gate drive circuit. Three cases are studied. In the first one, the mean temperatures of both IGBTs are about the same. In the second, IGBT T 1 is hotter than IGBT T 2 . In the last case, IGBT T 2 is hotter than IGBT T 1 . For each case, the total power level is relatively low (≈40 W), and the variation of the junction temperature is obtained by modifying the temperature of the coolant liquid. The power dissipation is low in order to have a very low temperature variation on each IGBT chip surface (about 5
• C). The last column represents the difference between T TSEP and T meanIR (which is the mean value of the mean temperature of T 1 T meanIR T1 and the mean temperature of T 2 T meanIR T2 ). Next to this column is given the difference between T meanIR T1 and T meanIR T2 . The results given by I css at lower temperatures have not been taken into account because this TSEP was not calibrated for this temperature level (see Fig. 18 ).
If both IGBTs have approximately the same temperature, the three indirect temperature measurements with TSEPs conduct to a good correlation with the mean IR temperature measurement (T meanIR ). In particular, the results given by I css are very good, with the temperature difference between T meanIR and T TSEP being lower than 0.1
• C. V ce,sat also gives very good results, with the temperature difference being lower than 1
• C. The worst results are given by V ge,I . The measurement error in this last case could be due to the extrapolation method because, with the threshold voltage of each IGBT being different, the current repartition is totally different in each IGBT and the selfheating (during calibration) or the cooling (during temperature measurements) of each semiconductor device is completely different. In the case of I css , the same problem exists, but this TSEP is the sum of the saturation currents of T 1 and T 2 . With the cooling and self-heating of the device being linear phenomena, the results seem to be not affected by this problem.
If IGBT temperatures are not equal, the chip temperature evaluation by TSEPs may conduct to significant errors over 3
• C in comparison with the mean IR temperatures. If T 1 is hotter than T 2 , I css is still the best TSEP, but the temperature difference between all TSEPs and IR measurements is largely higher than in the previous case. On the contrary, V ge,I seems to be the best TSEP if IGBT T 2 is hotter than IGBT T 1 . Results given by V ce,sat do not depend on the temperature repartition between both IGBTs.
E. Discussion
V ce,sat is the most used TSEP in the case of thermal characterizations of power packages. All experimental results presented in this paper and in [8] show that the temperature obtained with this TSEP is always higher than the mean chip surface temperature. The temperature difference between T TSEP and T meanIR is low in the case of a homogeneous temperature distribution (Table IV-T 1 and T 2 with the same temperature) and higher in the case that the temperature difference is larger (see Tables II-IV in other cases) .
Table IV also shows that, if T 1 is hotter than T 2 or if T 2 is hotter than T 1 , the temperature difference values (last column) given are approximately the same. For example, if T meanIR ≈ 90
• C, the temperature difference equals 2.1
• C when T meanIR T1 > T meanIR T2 and 2.0
• C, the temperature difference is 1.6
• C and 1.4
• C, it is 1.2 • C and 1.3
• C, respectively. Therefore, the measurement with V ce,sat as TSEP depends on the temperature distribution but is not influenced by the temperature repartition between several IGBT chips. It is mainly due to the fact that this TSEP has a low variation from one chip to another with the same reference (see Fig. 13 ). Because most power modules are made with several paralleled IGBT chips, this TSEP is very well suited for their thermal characterization.
The other TSEPs (V ge,I and I css ) are useful for the temperature measurements of single IGBT chips (see Tables II and III) . However, as shown in Table IV , the thermal disequilibrium conditions (T 1 hotter than T 2 or T 2 hotter than T 1 ) conduct to a more or less good correlation between these TSEPs and IR temperature measurements. In the case of temperature disequilibrium between several chips, the temperature measurements give also good results, but the reproducibility is not satisfactory. For example, using I css as TSEP and T meanIR ≈ 110
• C, the difference between T TSEP and T mean,IR is 1.5
• C if T meanIR T1 > • C if T meanIR T2 > T meanIR T1 . These results are the consequences of two combined factors which are the effective chip temperatures and TSEP characteristic differences of each IGBT (see Figs. 16 and 18 ). In conclusion, V ge,I and I css can be used for the thermal characterization of power modules using only one chip per switch. In the case of paralleled power devices, their use induces large temperature measurement errors due to the lack of reproducibility.
VI. CONCLUSION
In this paper, an experimental setup was first proposed in order to compare IGBT chip temperature measurements using three TSEPs and an IR camera. These measurements were carried out using only one IGBT or two paralleled IGBTs. The power dissipation was made in the saturation region of the semiconductor devices (full conduction-V ge = 15 V). The IR measurement procedure was made with caution in order to obtain the more accurate chip temperature measurements: The emissivity of the black paint was estimated, and a numerical procedure was developed in order to extract the real temperature of the active part of the device, excluding the electrical connections, the inactive areas, and also the artifacts due to radiative reflections.
With these experimental and numerical tools, a calibration campaign was first carried out. Results were obtained for each TSEP. Large differences were obtained between both IGBTs in the case of V ge,I and I css due to the variation of the threshold voltage from one chip to another with the same reference.
Finally, a comparison between temperature measurements given by the TSEPs was presented, with the IGBTs being in dissipation conditions. All TSEPs in all conditions give temperature results close to those provided by IR measurements. However, I css seems to give the best accordance in the case of using a single IGBT. If both IGBTs are paralleled, this TSEP and V ge,I give results depending on the temperature repartition between both chips because of the variation of these TSEPs from one chip to another. That is not the case for V ce,sat which is a more robust TSEP. Therefore, this parameter seems to be the best for the thermal characterization of power modules with paralleled power devices. He is an Associate Professor with Joseph Fourier University, Grenoble. He has been a Permanent Researcher with the Grenoble Electrical Engineering Laboratory, Grenoble, since 2001, working in the field of power electronics. His main research activities concern the packaging of power electronics components and the design of integrated power converters.
